Errors induced due to ratiometric measurements are discussed and a simplified compensation method to reduce the various static errors of ADC, voltage reference errors in ratiometry and resistance mismatch errors is proposed. Curve fitting is done for the error samples and the system is modelled in comparison to an ideal system. Static errors and other ratiometric errors, thus modelled are derived into a corrective equation in comparison with an errorless system. Implementation of the proposed method is discussed for a resistance measurement system and analyzed. This paper also discusses the usage of the proposed system with successive approximation ADCs for ratiometric measurement operations against the conventional requirement dual slope ADCs for the same.
INTRODUCTION

Ratiometric Conversion for measurement
ATIOMETRIC OPERATION uses the reference voltage that is used for the ADC to drive the signal source in such way that the ratio of the output of that signal source to the reference is independent of the reference voltage [5] . Ratiometric measurements are chosen to avoid conditions where in a variable resistance causes a non-linear response of the voltage input to voltage reference ratio. This is further explained as per Fig.1 . Measurement systems invariably use dual slope ADCs as they require ratiometric conversion of the reference voltage.
Effect of voltage reference on ADC performance
The digital output of the ADC is given by V X is the normalization voltage to nullify the error due to quantization for the purpose of ideal modeling.
The DC errors of non-ideal ADC are offset voltage error and gain error. The effective D out may be given from [1] as,
V L is the linearity error voltage of the ADC and varies for each code value, and is the gain error which is the ratio of gain difference between actual gain and ideal gain to the value of the actual gain. Also, V L for the first code is the offset error of the ADC. Hence, there is need for error compensation in ratiometric operations when high degree of accuracy is required for measurements. Overall noise due to static errors is not constant but it is dependent on the changes in reference
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voltage to input voltage ratio [8] . Thus, such inconsistencies are to be addressed in ratiometric measurement systems.
METHOD FOR STATIC ERROR MEASUREMENT
Principle of the proposed method
The proposed method maintains implicit estimation of the static errors through a training sequence which is similar to the ramp used in the histogram method and through a curve fitting operation on the samples, a corrective equation is determined.
(1) can be rewritten as 
SIGNAL CONDITIONING CIRCUIT
Requirement for signal conditioning
A ratiometric measurement system normally using a dual slope ADC is modelled by the following figure: The D OUT for an ADC can be given as, The following circuit also implements the test stimuli generation for the error measurement, and a switch may connect it to the external element to be measured in real time. Here, linearity of the signal is stable through the amplifier since the frequency of the test signal to measure the static errors is too small to induce slew rate effects. Thus, the amplifier may be considered as an ideal one. The circuit eliminates the requirement for a V REF-and hence, through this, measurement can be done with a successive approximation ADC as well.
Conditioning circuit
An ideal case signal is required for the initial error measurement. This can be a triangular wave-form which is used to drive both source and V REF.
STATIC ERROR COMPENSATION
Post Error compensation
A simple method of ADC error correction is followed by determining the ADC codes for a known ideal case of linearly varying inputs such that the output plot may be predicted through theoretical calculation. An external system may learn the DC error for the ADC through the ideal training sequence and hence apply a linear external corrective estimate. Post correction enables fast ADCs with modest linearity [4] .
In [2] - [3] , dynamic behaviour models for INL were proposed. Both papers also suggest that the two components can be corrected separately, with different methods. In [2] , one component is corrected by a LUT and the second component by using dithering. The dithering technique requires oversampling. Consequently, this method is not viable in combination with under-sampling. The dynamics in [3] is represented in the model by using slope information from the input signal, which requires a more extensive LUT and a more complex characterization of the ADC.
Simplified solution to post correction
The implementation provided makes use of the Least Mean Square Error to determine the amount of fault in the ADC and then applies curve fitting to determine the correction required for the sampled points. This corrective equation is then used as the base for real time conversion, thus providing an accurate output for the estimate values.
This corrective mechanism can be fabricated on chip with the ADC to effectively minimize DC errors.
Samples here y is the correction factor as stated in (6) and x is the W i i measured V IN ; n is the number of samples acquired. Thus the entire operation may be stored in a micro kernel implementation in the ADC to learn from test ramp signal and predetermined outputs and hence apply corrections to the measured values. This is also advantageous over LUT methods when implementation is done for BIST systems, since this method requires minimal permanent memory storage.
IMPLEMENTATION IN RESISTANCE MEASUREMENT
Designed prototype description
ic measurement system is don ent stores data into an on-board I2C and can be con o interface the res e m logs and displays resistance data in real time and R is connected against a kno e simplified to bring its rela An implementation of a ratiometr e. A data logger based on a micro computer was built to acquire and store resistances measured from different materials [7] .
The equipm nected to the PC by means of serial communication and hence the data may be uploaded onto the PC.
The proposed circuit was introduced t istance to the ADC and a MUX was used to switch to the corresponding resistance range as required. The syste also has the provision of being connected to the PC. Stability in measurement is achieved by code polling and by low pass filtering across the ADC.
When an unknown resistance i wn value of resistance R x as shown in Fig.3 , and the input is given to an ADC of n bits, then the digital output may be related to the V in and V ref voltages Here, R/T is th n between the rection circuit can be used for a second set of training data in order to bring into consideration the errors due to the external circuitry.
Thus, by knowing the correct resistance required and determining the c ised based on the finite set of data samples, and this implemented an adaptive ADC that could ensure accurate measurement and conversion of the analog voltage. and was und effective, the accuracy obtained despite faulty input val as done using the data logger system fo ues. A discrete ramp signal of the same frequency (6 Hz) is generated using simulation software with the same sampling uency (48 KHz).The reference data is obtained from the quantization of the generated discrete samples. A second order curve fitting is performed between the data stored in SDRAM and reference data (in Non-real time) to obtain the coefficients (a 0 , a 1 , a 2 ) in (8) . It is observed that the 84% of the error is reduced after the 2 nd order curve fitting. The output plotted with reference to discrete time is shown in Fig.5 7. CONCLUSION thod t s existing in ratio ents.
[ ed and efficiency are increased. The order of the curve fitting equation can be increased to reduce the error further. In this method external error can also be compensated once the ADC is completely modelled. Unlike other methods, this method provides overall compensation for the ADC static errors in a simple and reliable way.
